Abstract-In this paper, a theory is developed to support the synchronization of shift register generators (SRG's) in the general class of distributed sample scramblers (DSS's). In the general DSS, the samples transmitted to the descrambler for its synchronization are freely generated out of the scrambler SRG, a special case of which is to take samples directly from the SRG sequence. To describe this general sampling method, the concept of sampling vectors is introduced. The delayed sampletransmission problem, which is a real problem in practical transmission systems, can be resolved by adopting the sampling vectors. This paper provides a systematic solution to the synchronization problem of the general DSS based on mathematical modeling. It first considers the sampling problem of the SRG state information, and then discusses the correction problem of the descrambler SRG state using the transmitted samples. Applications are attached at the end to demonstrate the developed theory for simple realizations of the DSS for use in the cell-based ATM transmission environment.
I. INTRODUCTION
T HE distributed sample scrambler (DSS), recently adopted by ITU-T for cell-based ATM transmission in the BISDN [1] , 1 is comparable to the frame synchronous scrambler (FSS) for digital transmission [2] in various aspects, but different in the method of synchronization: in the DSS, some samples are taken from the scrambler shift register generator (SRG) in a distributed manner and conveyed to the descrambler SRG for synchronization.
There are various different types of DSS's available, depending on the manner of taking the samples out of the scrambler SRG and utilizing the samples for descrambler SRG synchronization. One of the simplest methods of sampling is to take the scrambler SRG sequences themselves, and in this special DSS, the sampling time is the only parameter to determine. In the general class of DSS, however, sampling can be done by attaching a sampling circuit to the scrambler SRG, which can be represented by a sampling vector. In this general DSS, therefore, there are two parameters to determine Paper approved by M. S. Goodman, the Editor for Optical Switching of the IEEE Communications Society. Manuscript received August 15, 1992; revised December 15, 1996.
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for sampling in the scrambler-sampling time and sampling vector. Similarly, there are two parameters to determine for correction in the descrambler-correction time and correction vector.
The type of DSS becomes very diversified, depending on the channel slots available for the SRG sample transmission. In reality, the available channel slots are usually decided independently of the sampling time, and thus a delayed transmission is inevitable for some SRG samples. Such a delayed sample transmission accompanies a complicated timing and storing circuitry in the descrambler since some descramblergenerated samples must be stored for comparison until their scrambler-generated counterparts arrive.
In a recent study [3] , the conditions of sampling time, correction time, and correction vector were investigated for the DSS originally recommended by ITU-T (ITU-T DSS for short) [1] . However, this ITU-T DSS rather corresponds to a special case in which samples are taken directly from SRG sequences and some samples get delayed before transmission. An analysis is yet to be provided for a more general class of DSS's (general DSS for short) as described above.
In this paper, we are going to examine the general DSS possessing the aforementioned five parameters, including the sample-transmission delay. We will first consider the mathematical modeling for this work, and discuss how to reflect the effect of delayed sample transmission in the sampling time and sampling vector, thus reducing the number of involved parameters to four. Based on these four parameters, we will then investigate conditions on sampling and correction for the general DSS. Finally, we will demonstrate how to apply these conditions for a simplified implementation of the ITU-T DSS in the cell-based ATM transmission environment.
II. GENERAL DSS

A. Mathematical Modeling of General DSS
The overall structure of the general DSS is as depicted in Fig. 1 . The scrambler consists of an SRG engine and functional blocks for sequence generating, sampling, and scrambling, and the descrambler includes all of these blocks with the scrambling block replaced by the descrambling block, and additionally includes functional blocks for comparison and correction. The SRG engine consists of shift registers and exclusive-OR gates, and generates a pseudorandom signal at each shift register. The sequence-generating block takes some of the shift register outputs and combines them to form a desired SRG sequence
The sampling block also takes 0090-6778/97$10.00 © 1997 IEEE some of the shift register outputs, and combines them to form a desired sample sequence in a linear but time-varying manner.
In the primitive arrangements of DSS such as the ITU-T DSS in [1] or the simple DSS in [3] We denote by the th correction time the time at which the correction of the descrambler SRG state occurs using the th samples and and we also denote by the th correction vector an vector representing the position of the corrected shift register at the th correction time Note that the th correction is done after the th sampling, but no later than the th sampling, i.e., (4) For the scrambler SRG, we have, by (1), the relations (5) (6) 2 We assume that the 0th sample z 0 of the scrambler SRG state is taken at reference time r: We assume for convenience that the descrambler receives and uses for state correction the 0th sample z 0 at the reference time r also. That is, the reference time r is assumed to be identical in both the scrambler and the descrambler SRG's. This assumption implies that we ignore the transmission time between the transmitter (or the scrambler) and the receiver (or the descrambler). The expressions change in the case of the descrambler SRG to reflect the correction process that occurs at time Noting that the correction process corresponds to a modulo-2 sum of we get the following expressions:
B. Modification for Delayed Sample Transmission
One fundamental assumption we have in our discussion is that sampling is done concurrently in both the scrambler SRG and descrambler SRG. However, the delayed sample transmission makes this concurrency a complicated task. For example, the ITU-T DSS in [1] has the timing diagram for sampling as shown in Fig. 2 (solid line) , while the sample transmission occurs at the asterisked points. So a comparison of the samples can be done at time for samples taken at time for even-indexed samples. This requires complicated timing and storing circuitry in the descrambler because the presampled data must be stored until the comparison time
The concept of sampling vector helps to alleviate the complexity involved in the delayed sample-transmission problem. Suppose the sample (or was taken at time using the sampling vector
Then by (3a) [or (3b)], we have (or which is equivalent to (or due to (1) . This implies that the sample (or is equivalent to the sample taken at time using the sampling vector
As a special case, if the original sample (or was taken directly from the SRG sequence then and thus
Therefore, (9a) and (9b) help to remove the complicated circuitry in descrambler caused by the delayed sample transmission. The only change required for this simplification is the replacement of with A new sampling time then occurs at the asterisked points in Fig. 2 .
C. Synchronization Problem of General DSS
We define by the state distance vector an vector representing the difference between the scrambler state vector and the descrambler state vector or, more specifically,
Then, we have, by (3a), (3b), (5), (7), and (10), the relation
Also, by (6), (8), (10), and (11), we obtain where the vector is the basis vector whose th element is 1 and the others are 0, and is a binary number that can be arbitrarily set to either 0 or 1 for and Proof: We omit the proof of the theorem in this paper, as one can easily extend the proof of [3, Theorem 2] in association with the following two modified lemmas for the proof.
Lemma 1: For a nonsingular discrimination matrix For a DSS whose sampling times 's and sampling vectors 's are chosen to be feasible, any arbitrary set of correction times 's is acceptable as long as it meets the condition in (4), and any arbitrary set of correction vectors 's is acceptable if it takes the form in (16). 4 It is good to be furnished with such a rich set of availability as we can choose optimal sets of correction times and correction vectors out of it. The optimality in this case can be assessed in terms of the circuit complexity required for generating the correction times and for realizing the correction vectors. While it is not the objective of the paper to investigate the optimal conditions, we can recognize, by intuition, that the case for renders a very simple correction timing circuit as it can be obtained through a minor modification from the sampling timing circuit readily existing in the DSS. Likewise, the case yields a very simple correction circuit as the required connection is identical among all correction vectors.
IV. APPLICATIONS TO CELL-BASED ATM SCRAMBLING
A. Original ITU-T DSS
According to the ITU-T document on the ATM cell scrambling in the BISDN [1] , the ITU-T DSS employs the SRG shown in Fig. 3 whose characteristic polynomial is 5 The length of the SRG is 31, and the state transition matrix and the generating vector for this are, respectively, (20) (21) where is a 30-vector of all 0 elements, and is the identity matrix. The 31 samplesfrom the scrambler SRG sequence and their sampling times are as indicated in Fig. 2(a) (solid arrow) with This implies that sampling vectorsare all identical to the generating vector in (21), and the corresponding sampling times are, respectively, 6 We can easily check that the discrimination matrix obtained by applying all of these parameters to (15) becomes nonsingular.
The time slots assigned for the conveyance of the samples -are two bits in every ATM cell of size 53 bytes (or 424 bits). According to [1] , the two bit slots HEC and HEC in the ATM cell header are shared for the transmission of the two samples. So the even-indexed samples etc.) are delayed as much as 211 bit slots before being transmitted over the HEC slot, while the odd-indexed samples etc.) are transmitted without any time delay over the HEC slot.
In the descrambler, the transmitted samples are compared with the locally generated samples at times as indicated in Fig. 2(b) (asterisks) . The compared results are used for correction of the SRG states, which occurs at times as indicated in Fig. 2(c) (solid arrows) . Applying these correction times to (16), (20), and (21), we can obtain the correction vectors The ITU-T DSS as described above appears good in that the sampling times and the correction times are uniformly spaced. However, this is not a significant advantage in practice since it is obtained at the cost of complicated circuitry in clock generation and memory, as appears in Fig. 3 . Note that there are four different types of timing clocks required for this realization.
B. General DSS Compatible with ITU-T DSS
The complex circuitry for timing generation and storage in the original ITU-T DSS incurs essentially due to the delayed sample transmission. As we observed in Section II, it is possible to resolve this problem by employing modified sampling vectors. In this case, the transmission time pattern is preserved (i.e., HEC and HEC slots), so the resulting modified DSS is fully compatible with the original ITU-T DSS.
What is supposed to be done first in this modification is to delay sampling of the even-indexed samples until the transmission slot becomes available. According to Fig. 2 , the corresponding delay is or 211. Therefore, we apply along with and in (20) and (21) to (9b), to obtain the sampling vectors as shown in (23a).
(23a) Note that the odd-indexed sampling vectors remain unchanged, as shown in (23b).
(23b) In this arrangement, correction is done at the equidistanced points shown in Fig. 2 , so timing and storing circuits are necessary to aid this delayed correction. So we further modify the ITU-T DSS to remove the delay in the correction process. Now, we move the correction points to immediately after the corresponding comparison points, as indicated in the bottom of The resulting modified general descrambler has the configuration shown in Fig. 4 . Note that the required number of clock pulses has dropped to two in this modified realization. As a price for this, however, we now have two sampling vectors and two correction vectors. The modification in correction time does not disrupt the transmitted sample pattern, and therefore the descrambler in Fig. 4 is compatible with the ITU-T DSS.
A summary of sampling and correction parameters of the original ITU-T DSS and the modified general DSS is listed in Table I . 7 In this case, the reference time r in Fig. 2 is moved to the time r +01; at which the 0th sample z 0 is sampled. Therefore, the parameters of sampling times applied to (15) become 0 = 0; 1 = 1; 2 = 2; 3 = 2+1;111; and also the parameters of correction times applied to (16) become 0 = 1; 1 = 2; 2 = 2 + 1; 3 = 2 + 2;111: 
V. CONCLUDING REMARKS
The general class of DSS, which we termed as general DSS in this paper, differs from the primitive DSS discussed in [3] in that it allows for freely chosen sampling vectors. In the case of primitive DSS's in [1] , i.e., the ITU-T DSS, the concept of a sampling vector was not yet introduced, and it thus corresponds to a special case of the general DSS having for all Therefore, sampling and correction theorems in this paper can be viewed as the generalized versions of those in [3] which accommodate general DSS's with arbitrary sampling vectors.
The delayed transmission problem of SRG samples is completely resolved by adopting the sampling vectors. Previously, such a delayed transmission was a burdensome problem, which could be resolved only at the cost of complicated timing and storing circuitry. Further, the whole timing and storing circuitry had to be redesigned as the transmission slots for sample conveyance vary in position. However, in the general DSS, the delay transmission problem is converted into a simple modification of sampling vectors. As the transmission slot position varies, the sampling vectors can be changed accordingly based on (9a).
The general DSS can accommodate any type of sampletransmission arrangements, even without any explicit parameter assigned for the sample-transmission delay. This delay is implicitly contained in the sampling vectors, so it can be extracted from them whenever so desired. The four parameters-sampling time, sampling vector, correction time, correction vector-which determine a general DSS are therefore all to be decided in a DSS design. Transmission-dependent factors can be incorporated later, as discussed above.
Among the two theorems for synchronization, the theorem on sampling is more fundamental in the sense that it is impossible to find any correction scheme if the sampling condition is violated. In contrast, once the sampling condition is met, any arbitrary set of correction times can be used as long as it meets the condition in (4), and for each choice of correction times, there can exist various sets of correction vectors as (16) dictates.
The modified descrambler for the ITU-T DSS in Fig. 4 is compatible with the ITU-T Recommendation in [1] . Therefore, it can be used in place of the Fig. 3 descrambler, even in case the scrambler is implemented based on the original ITU-T DSS. Apparently, the modified circuit in Fig. 4 contains more exclusive-OR gates, but it is still much simpler than the Fig. 3 circuit overall. Note that the added parts in Fig. 4 are simple logic gates, while the saved parts are clock-generation circuits and shift register circuits.
